Datasheet
16
LDC1612
,
LDC1614
SNOSCY9A –DECEMBER 2014–REVISED MARCH 2018
www.ti.com
Product Folder Links: LDC1612 LDC1614
Submit Documentation Feedback Copyright © 2014–2018, Texas Instruments Incorporated
7.6.2 Address 0x00, DATA0_MSB
Figure 15. Address 0x00, DATA0_MSB
15 14 13 12 11 10 9 8
ERR_UR0 ERR_OR0 ERR_WD0 ERR_AE0 DATA0 [27:16]
7 6 5 4 3 2 1 0
DATA [27:16]
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 1. Address 0x00, DATA0_MSB Field Descriptions
Bit Field Type Reset Description
15 ERR_UR0 R 0 Channel 0 Conversion Under-range Error Flag
Cleared by reading the register
14 ERR_OR0 R 0 Channel 0 Conversion Over-range Error Flag.
Cleared by reading the register
13 ERR_WD0 R 0 Channel 0 Conversion Watchdog Timeout Error Flag
Cleared by reading the register
12 ERR_AE0 R 0 Channel 0 Conversion Amplitude Error Flag
Cleared by reading the register.
11:0 DATA0[27:16] R 0000 0000
0000
Channel 0 MSB Conversion Result (MSB)
7.6.3 Address 0x01, DATA0_LSB
Figure 16. Address 0x01, DATA0_LSB
15 14 13 12 11 10 9 8
DATA0 [15:0]
7 6 5 4 3 2 1 0
DATA0 15:0]
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 2. Address 0x01 DATA0_LSB Field Descriptions
Bit Field Type Reset Description
15:0 DATA0[15:0] R 0x0000 Channel 0 LSB Conversion Result (LSB)
This register must be read after DATA0_MSB to ensure data
coherency.