Circuit Description
3-17
3-2-5-2 SDRAM write timing
*Note : 1. To interrupt burst write by Row precharge, DQM should be asserted to mask invalid input data.
2. To interrupt burst wrige by Row precharge, both the write and the prechargebanks must be the
same.
