Datasheet
- 4 -
MMCRE64G5MXP-0VB datasheet SSD
Rev. 1.3
MMCRE28G5MXP-0VB
MMDOE56G5MXP-0VB
7.3.2 Device Attribute Data Structure........................................................................................................................ 24
7.3.2.1 Data Structure Revision Number ................................................................................................................ 24
7.3.2.2 Individual Attribute Data Structure ............................................................................................................. 25
7.3.2.3 Off-Line Data Collection Status ................................................................................................................. 26
7.3.2.4 Self-test execution status........................................................................................................................... 26
7.3.2.5 Total time in seconds to complete off-line data collection activity ............................................................. 27
7.3.2.6 Current segment pointer ............................................................................................................................ 27
7.3.2.7 Off-line data collection capability ............................................................................................................... 27
7.3.2.8 S.M.A.R.T. Capability ................................................................................................................................ 27
7.3.2.9 Error logging capability .............................................................................................................................. 28
7.3.2.10 Self-test failure check point...................................................................................................................... 28
7.3.2.11 Self-test completion time ......................................................................................................................... 28
7.3.2.12 Data Structure Checksum........................................................................................................................ 28
7.3.3 Device Attribute Thresholds data structure .................................................................................................... 28
7.3.3.1 Data Structure Revision Number ............................................................................................................... 28
7.3.3.2 Individual Thresholds Data Structure......................................................................................................... 28
7.3.3.3 Attribute ID Numbers ................................................................................................................................. 29
7.3.3.4 Attribute Threshold .................................................................................................................................... 29
7.3.3.5 Data Structure Checksum.......................................................................................................................... 29
7.3.4 S.M.A.R.T. Log Directory ................................................................................................................................. 29
7.3.5 S.M.A.R.T. error log sector .............................................................................................................................. 29
7.3.5.1 S.M.A.R.T. error log version ...................................................................................................................... 30
7.3.5.2 Error log pointer ......................................................................................................................................... 30
7.3.5.3 Device error count ..................................................................................................................................... 30
7.3.5.4 Error log data structure .............................................................................................................................. 30
7.3.5.5 Command data structure ........................................................................................................................... 30
7.3.5.6 Error data structure.................................................................................................................................... 31
7.3.6 Self-test log structure ....................................................................................................................................... 32
7.3.7 Selective self-test log data structure ................................................................................................................ 32
7.3.8 Error reporting .................................................................................................................................................. 33
8.0 OOB signaling and Phy Power State .........................................................................................................................33
8.1 OOB signaling ........................................................................................................................................................ 33
8.1.1 OOB signal spacing ......................................................................................................................................... 33
8.2 Phy Power State..................................................................................................................................................... 34
8.2.1 COMRESET sequence state diagram .........................................................................................
.................... 34
8.2.2 Interface Power States..................................................................................................................................... 34
8.2.2.1 PHYRDY.................................................................................................................................................... 34
8.2.2.2 Partial......................................................................................................................................................... 35
8.2.2.3 Slumber ..................................................................................................................................................... 35
8.2.3 Partial/Slumber to PHYRDY............................................................................................................................. 35
8.2.3.1 Host Initiated.............................................................................................................................................. 35
8.2.3.2 Device Initiated .......................................................................................................................................... 35
8.2.4 PHYRDY to Partial/Slumber............................................................................................................................. 35
8.2.4.1 Host Initiated for Partial ............................................................................................................................. 35
8.2.4.2 Device Initiated for Partial.......................................................................................................................... 36
9.0 SATA II Optional Feature........................................................................................................................................... 36
9.1 Power Segment Pin P11 ........................................................................................................................................ 36
9.2 Activity LED indication ............................................................................................................................................ 36
9.3 Asynchronous Signal Recovery.............................................................................................................................. 36
10.0 Identify Device Data.................................................................................................................................................38
11.0 Ordering Information ................................................................................................................................................40
12.0 Product Line up........................................................................................................................................................40