Flat Panel Television User Manual
Table Of Contents
- TOC
- 01-Overview
- 02-Address Space
- 03-Addressing Modes
- 04-Control Registers
- 05-Interrupt Structure
- 06-Instruction Set
- 07-Clock and Power Circuits
- 08-RESET
- 09-IO PORTS
- 10-BASIC TIMER and TIMER 0
- 11-Timer1
- 12-CounterA
- 13-Timer2
- 14-EMBEDDED Flash Memory Interface
- 15-Low Voltagge Detector
- 16-Electrical Data
- 17-Mechanical Data
- 18-Flash MCU
- 19-Development Tool
- TOC.pdf
CONTROL REGISTERS S3F80P5_UM_ REV1.00
RESETID — Reset Source Indicating Register F0H Set1 Bank1
Bit Identifier .7 .6 .5 .4 .3 .2 .1 .0
Read/Write
− − −
R/W R/W R/W R/W R/W
Addressing Mode
Register addressing mode only
.7− .4
Not used for S3F80P5.
.3 Key-in Reset Indicating Bit
0 Reset is not generated by P0, P2 external INT
1 Reset is generated by P0, P2 external INT
.2 WDT Reset Indicating Bit
0 Reset is not generated by WDT (when read)
1 Reset is generated by WDT (when read)
.1 LVD Reset Indicating Bit
0 Reset is not generated by LVD (when read)
1 Reset is generated by LVD (when read)
.0 POR Reset Indicating Bit
0 Reset is not generated by POR (when read)
1 Reset is generated by POR (when read)
State of RESETID depends on reset source
.7 .6 .5 .4 .3 .2 .1 .0
POR
− − −
0 0 0 1 1
LVD
− − −
0 0 0 1
(note2)
WDT, Key-in
− − − −
(note3) (note2)
NOTES:
1. To clear an indicating register, write a “0” to indicating flag bit. Writing a “1” to a reset indicating flag (RESETID.0-.3) has
no effect.
2. Not affected by any other reset.
3. Bits corresponding to sources that are active at the time of reset will be set.
4-36