Flat Panel Television User Manual
Table Of Contents
- TOC
- 01-Overview
- 02-Address Space
- 03-Addressing Modes
- 04-Control Registers
- 05-Interrupt Structure
- 06-Instruction Set
- 07-Clock and Power Circuits
- 08-RESET
- 09-IO PORTS
- 10-BASIC TIMER and TIMER 0
- 11-Timer1
- 12-CounterA
- 13-Timer2
- 14-EMBEDDED Flash Memory Interface
- 15-Low Voltagge Detector
- 16-Electrical Data
- 17-Mechanical Data
- 18-Flash MCU
- 19-Development Tool
- TOC.pdf
BASIC TIMER and TIMER 0 S3F80P5_UM_ REV1.00
PROGRAMMING TIP — Configuring the Basic Timer
This example shows how to configure the basic timer to sample specifications:
ORG 0100H
RESET DI ; Disable all interrupts
LD BTCON,#0AAH ; Disable the watchdog timer
LD CLKCON,#18H ; Non-divided clock
CLR SYM ; Disable global and fast interrupts
CLR SPL ; Stack pointer low byte → "0"
; Stack area starts at 0FFH
•
•
•
SRP #0C0H ; Set register pointer → 0C0H
EI ; Enable interrupts
•
•
•
MAIN LD BTCON,#52H ; Enable the watchdog timer
; Basic timer clock: f
OSC
/4096
; Clear basic timer counter
NOP
NOP
•
•
•
JP T,MAIN
•
•
•
10-10