User's Manual

802.11g Wireless LAN+BT SiP combo Module V2.2
All rights are reserved by USI. No part of this technical document can be reproduced in any form without permission of USI.
Preliminary release for evaluation, Subject to be changed without Notice
within MAC. This address range is mainly used for
accessing the CIS in Memory Mode. Signal HA0 is
not used in word access mode.
17 A03 HA3 ADDRESS BUS lines driven by the host system
which enables addressing of 0.5K address range
within MAC . This address range is mainly used for
accessing the CIS in Memory Mode. Signal HA0 is
not used in word access mode.
Input, PD, 5VT
18 A02 HA2 ADDRESS BUS lines driven by the host system
which enables addressing of 0.5K address range
within MAC. This address range is mainly used for
accessing the CIS in Memory Mode. Signal HA0 is
not used in word access mode.
Input, PD, 5VT
19 A01 HA1 ADDRESS BUS lines driven by the host system
which enables addressing of 0.5K address range
within MAC. This address range is mainly used for
accessing the CIS in Memory Mode. Signal HA0 is
not used in word access mode.
Input, PD, 5VT
20 A00 HA0 ADDRESS BUS lines driven by the host system
which enables addressing of 0.5K address range
within MAC. This address range is mainly used for
accessing the CIS in Memory Mode. Signal HA0 is
not used in word access mode.
Input, PD, 5VT
21 D00 HD0 Data Input/Output line constitute a bi-directional
bus. HD[15:0] are used to access the MODULE
MAC Host Interface register
IO, PD, 5VT, 4mA
22 D01 HD1 Data Input/Output line constitute a bi-directional
bus. HD[15:0] are used to access the MODULE
MAC Host Interface register
IO, PD, 5VT, 4mA
23 D02 HD2 Data Input/Output line constitute a bi-directional
bus. HD[15:0] are used to access the MODULE
MAC Host Interface register
IO, PD, 5VT, 4mA
24 -IOIS16 IOIS16_B Output signal to indicate 16 bit IO operation. This
signal is connected to ground at module side to
indicate 16 bit IO..
GND
25 -CD2 CD2 Normal operation, this pin is functionally for card
detection.
Out, 6mA, 5VT.
26 N/A TXD_B UART CMOS output data line Output,WPU, 1µ
A
27 N/A RTS_B UART CMOS output signal, request to sent Output ,WPU, 1µ
A
28 N/A PCM_In Reserved for BT portion , keep its open on host
side if no use.
29 N/A VCC_WLAN Power_WLAN Input
30 GND GND
31 GND GND
32 D10 HD10 Data Input/Output line constitute a bi-directional
bus. HD[15:0] are used to access the MODULE
MAC Host Interface register
IO, PD, 5VT, 4mA
33 D09 HD9 Data Input/Output line constitute a bi-directional
bus. HD[15:0] are used to access the MODULE
MAC Host Interface register
IO, PD, 5VT, 4mA