Installation Instructions Owner's manual

Extended $#)% #&& '!  +
Standard $#)% #&& '!  +

bottom of
power supply module
Power Supply Modules8
( '#" ,  % 
Setting the Power Loss Time Delay (1771ĆP5E only)
Power loss time delay is the time period from when the power
supply input voltage drops below 20.5V dc to when the power
supply resets the processor enable signal on the I/O backplane.
When this signal is reset, the resident PLC

processor or adapter
module stops processing data to/from the modules in the I/O chassis.
You set the configuration jumper as follows:
Set the jumper
to this position
For this power loss
time delay
 - '"%
'#%+ ( ' $#&'#"
 !& ± !&
 - *'"  !&
If your input modules and power supply use power from the same
source and the input module time delay is greater than the power loss
time delay of the power supply module, input module data integrity
is preserved. If using 2 power supplies, do not exceed the specified
isolation voltage (see Specifications).
!
ATTENTION
Exercise care when you configure your system for
possible power loss. You should consider:
• input module time delay
• power loss time delay
• incoming power quality
• control system response to input information