Datasheet

CHAPTER 1 OVERVIEW
User’s Manual U18172EJ3V0UD
17
1.4 78K0S/Kx1+ Product Lineup
The following table shows the product lineup of the 78K0S/Kx1+.
Part Number
Item
78K0S/KU1+ 78K0S/KY1+ 78K0S/KA1+ 78K0S/KB1+
Number of pins 10 pins 16 pins 20 pins 30/32 pins
Flash memory 1 KB, 2 KB, 4 KB 2 KB 4 KB,
8 KB
4 KB, 8 KB Internal
memory
RAM 128 bytes 128
bytes
256
bytes
256 bytes
Supply voltage
V
DD = 2.0 to 5.5 V
Note 1
Minimum instruction
execution time
0.20
μ
s (10 MHz, VDD = 4.0 to 5.5 V)
0.33
μ
s (6 MHz, VDD = 3.0 to 5.5 V)
0.40
μ
s (5 MHz, VDD = 2.7 to 5.5 V)
1.0
μ
s (2 MHz, VDD = 2.0 to 5.5 V)
System clock
(oscillation frequency)
High-speed internal oscillation (8 MHz (TYP.))
Crystal/ceramic oscillation (2 to 10 MHz)
Note 2
External clock input oscillation (2 to 10 MHz)
Clock for TMH1 and WDT
(oscillation frequency)
Low-speed internal oscillation (240 kHz (TYP.))
CMOS I/O 7 13 15 24
CMOS input 1 1 1 1
Port
CMOS output
1 1
16-bit (TM0)
1 ch
Note 3
8-bit (TMH) 1 ch
8-bit (TM8)
1 ch
Timer
WDT 1 ch
Serial interface
LIN-Bus-supporting UART: 1 ch
A/D converter
Note 4
10 bits: 4 ch (2.7 to 5.5 V)
Note 4
Multiplier (8 bits × 8 bits)
Provided
Internal
5
Note 5
9
Interrupts
External 2 4
RESET pin Provided
POC 2.1 V (TYP.)
LVI Provided (selectable by software)
Reset
WDT Provided
Operating temperature range
Standard product:
40 to +85°C
Standard product, (A) grade product: 40 to +85°C
(A2) grade product: 40 to +125°C
Notes 1. Use these products in the following voltage range because the detection voltage (VPOC) of the power-on-
clear (POC) circuit is the supply voltage range.
Standard product, (A) grade product: 2.2 to 5.5 V, (A2) grade product: 2.26 to 5.5 V
2.
μ
PD78F950x does not support the crystal/ceramic oscillation.
3. The product without A/D converter (
μ
PD78F950x) in the 78K0S/KU1+ is not supported.
4. The product without A/D converter (
μ
PD78F95xx) is provided for the 78K0S/KU1+ and 78K0S/KY1+
respectively.
5. There are 2 and 4 factors for the products without A/D converter in the 78K0S/KU1+ and 78K0S/KY1+,
respectively.
<R>
<R>