Datasheet
The information in this document is subject to change without notice. Before using this document, please
confirm that this is the latest version.
Not all products and/or types are available in every country. Please check with an NEC Electronics
sales representative for availability and additional information.
MOS INTEGRATED CIRCUIT
µ
PD720101
USB 2.0 HOST CONTROLLER
Document No. S16265EJ5V0DS00 (5th edition)
Date Published March 2005 NS CP (N)
Printed in Japan
DATA SHEET
The mark shows major revised points.
2002
The
µ
PD720101 complies with the Universal Serial Bus Specification Revision 2.0 and Open Host Controller
Interface Specification for full-/low-speed signaling and Intel's Enhanced Host Controller Interface Specification for
high-speed signaling and works up to 480 Mbps. The
µ
PD720101 is integrated 3 host controller cores with PCI
interface and USB 2.0 transceivers into a single chip.
Detailed function descriptions are provided in the following user’s manual. Be sure to read the manual before designing.
µ
PD720101 User’s Manual: S16336E
FEATURES
• Compliant with Universal Serial Bus Specification Revision 2.0 (Data rate 1.5/12/480 Mbps)
• Compliant with Open Host Controller Interface Specification for USB Rev 1.0a
• Compliant with Enhanced Host Controller Interface Specification for USB Rev 1.0
• PCI multi-function device consists of two OHCI host controller cores for full-/low-speed signaling and one EHCI
host controller core for high-speed signaling.
• Root hub with 5 (max.) downstream facing ports which are shared by OHCI and EHCI host controller cores.
• All downstream facing ports can handle high-speed (480 Mbps), full-speed (12 Mbps), and low-speed (1.5 Mbps)
transaction.
• Configurable number of downstream facing ports (2 to 5)
• 32-bit 33 MHz host interface compliant to PCI Specification release 2.2
• Supports PCI Mobile Design Guide Revision 1.1
• Supports PCI-Bus Power Management Interface Specification release 1.1
• PCI bus bus-master access
• System clock is generated by 30 MHz X’tal or 48 MHz clock input.
− System clock frequency should be set from system software (BIOS) or EEPROM. More detail, see
µ
PD720101
User’s Manual.
• Operational registers direct-mapped to PCI memory space
• Legacy support for all downstream facing ports. Legacy support features allow easy migration for motherboard
implementation.
• 3.3 V power supply, PCI signal pins have 5 V tolerant circuit.
ORDERING INFORMATION
Part Number Package Remark
µ
PD720101GJ-UEN 144-pin plastic LQFP (Fine pitch) (20 × 20)
µ
PD720101GJ-UEN-A
144-pin plastic LQFP (Fine pitch) (20 × 20) Lead-free product
µ
PD720101F1-EA8 144-pin plastic FBGA (12 × 12)
µ
PD720101F1-EA8-A
144-pin plastic FBGA (12 × 12) Lead-free product