Datasheet

V850ES/JG3-H, V850ES/JH3-H CHAPTER 11 MOTOR CONTROL FUNCTION
R01UH0042EJ0500 Rev.5.00 Page 610 of 1513
Aug 12, 2011
11.4.4 Operation to rewrite register with transfer function
The following seven registers are provided with a transfer function and are used to control a motor. Each of the
registers has a buffer register.
• TAB1CCR0: Register that specifies the cycle of the 16-bit counter (TAB)
• TAB1CCR1: Register that specifies the duty factor of TOAB1T1 (U) and TOAB1B1 (U)
• TAB1CCR2: Register that specifies the duty factor of TOAB1T2 (V) and TOAB1B2 (V)
• TAB1CCR3: Register that specifies the duty factor of TOAB1T3 (W) and TOAB1B3 (W)
• TAB1OPT1: Register that specifies the culling of interrupts
• TAA4CCR0: Register that specifies the A/D conversion start trigger generation timing (TAA4 during tuning operation)
• TAA4CCR1: Register that specifies the A/D conversion start trigger generation timing (TAA4 during tuning operation)
The following three rewrite modes are provided in the registers with a transfer function.
• Anytime rewrite mode
This mode is set by setting the TAB1OPT0.TAB1CMS bit to 1. The specification of the TAB1OPT2.TAB1RDE bit is
ignored.
In this mode, each compare register is updated independently, and the value of the compare register is updated as
soon as a new value is written to it.
• Batch rewrite mode (transfer mode)
This mode is set by clearing the TAB1OPT0.TAB1CMS bit to 0, the TAB1OPT1.TAB1ID4 to TAB1OPT1.TAB1ID0 bits
to 00000, and the TAB1OPT2.TAB1RDE bit to 0.
When data is written to the TAB1CCR1 register, data in the seven registers are transferred to the buffer register all at
once at the next transfer timing. Unless the TAB1CCR1 register is rewritten, the transfer operation is not performed
even if the other six registers are rewritten.
The transfer timing is the timing of each crest (match between the 16-bit counter value and TAB1CCR0 register value)
and valley (match between the 16-bit counter value and 0001H) regardless of the interrupt.
• Intermittent batch rewrite mode (transfer culling mode)
This mode is set by clearing the TAB1OPT0.TAB1CMS bit to 0 and setting the TAB1OPT2.TAB1RDE bit to 1.
When data is written to the TAB1CCR1 register, data from the seven registers is transferred to the buffer register all at
once at the next transfer timing. Unless the TAB1CCR1 register is rewritten, the transfer operation is not performed
even if the other six registers are rewritten.
If interrupt culling is specified by the TAB1OPT1 register, the transfer timing is also culled as the interrupts are culled,
and data from the seven registers is transferred all at once at the culled timing of the crest interrupt (match between
the 16-bit counter value and TAB1CCR0 register value) or valley interrupt (match between the 16-bit counter value
and 0001H).
For details of the interrupt culling function, see 11.4.3 Interrupt culling function.