Datasheet

V850ES/JG3-H, V850ES/JH3-H CHAPTER 9 16-BIT TIMER/EVENT COUNTER T (TMT)
R01UH0042EJ0500 Rev.5.00 Page 493 of 1513
Aug 12, 2011
(1) Operation flow in external trigger pulse output mode
Figure 9-24. Software Processing Flow in External Trigger Pulse Output Mode (1/2)
FFFFH
16-bit counter
0000H
TT0CE bit
TT0CCR0 register
CCR0 buffer register
INTTT0CC0 signal
TOT00 pin output
TT0CCR1 register
CCR1 buffer register
INTTT0CC1 signal
TOT01 pin output
External trigger input
(EVTT0 pin input)
D10
D00
D00 D01 D00
D00
D10 D10 D11 D10
D10 D10 D11 D10
D01 D00
D10 D10
D00
D10
D00D11D11
D01 D01 D01
<1> <2> <3> <4> <5>