Manualshelf

Datasheet

ManualsBrandsRENESAS ManualsMicrocontrollers, Microprocessors & QuartzesEmbedded microcontroller LQFP 144 (20x20) 32-Bit 100 MHz I/O number 117
41424344454647484950
RX610 Group 4. I/O Registers
R01DS0097EJ0120 Rev.1.20 Page 45 of 84
Feb 20, 2013
Address
Module
Abbreviation
Register Name
Register
Abbreviation
Number
of Bits
Access
Size
Number of
Access
Cycles
0008 802Bh
WDT
Reset control/status register
RSTCSR
8
8
2 to 3 PCLK
*
7
0008 8040h AD0 A/D data register A ADDRA 16 16 2 to 3 PCLK
*
7
0008 8042h
AD0
A/D data register B
ADDRB
16
16
2 to 3 PCLK
*
7
0008 8044h AD0 A/D data register C ADDRC 16 16 2 to 3 PCLK
*
7
0008 8046h
AD0
A/D data register D
ADDRD
16
16
2 to 3 PCLK
*
7
0008 8050h AD0 A/D control/status register ADCSR 8 8 2 to 3 PCLK
*
7
0008 8051h
AD0
A/D control register
ADCR
8
8
2 to 3 PCLK
*
7
0008 8052h
AD0
ADDRy format select register
ADDPR
8
8
2 to 3 PCLK
*
7
0008 8053h
AD0
A/D sampling state register
ADSSTR
8
8
2 to 3 PCLK
*
7
0008 8060h AD1 A/D data register A ADDRA 16 16 2 to 3 PCLK
*
7
0008 8062h
AD1
A/D data register B
ADDRB
16
16
2 to 3 PCLK
*
7
0008 8064h AD1 A/D data register C ADDRC 16 16 2 to 3 PCLK
*
7
0008 8066h
AD1
A/D data register D
ADDRD
16
16
2 to 3 PCLK
*
7
0008 8070h
AD1
A/D control/status register
ADCSR
8
8
2 to 3 PCLK
*
7
0008 8071h
AD1
A/D control register
ADCR
8
8
2 to 3 PCLK
*
7
0008 8072h AD1 ADDRy format select register ADDPR 8 8 2 to 3 PCLK
*
7
0008 8073h
AD1
A/D sampling state register
ADSSTR
8
8
2 to 3 PCLK
*
7
0008 8080h AD2 A/D data register A ADDRA 16 16 2 to 3 PCLK
*
7
0008 8082h
AD2
A/D data register B
ADDRB
16
16
2 to 3 PCLK
*
7
0008 8084h AD2 A/D data register C ADDRC 16 16 2 to 3 PCLK
*
7
0008 8086h
AD2
A/D data register D
ADDRD
16
16
2 to 3 PCLK
*
7
0008 8090h AD2 A/D control/status register ADCSR 8 8 2 to 3 PCLK
*
7
0008 8091h
AD2
A/D control register
ADCR
8
8
2 to 3 PCLK
*
7
0008 8092h AD2 ADDRy format select register ADDPR 8 8 2 to 3 PCLK
*
7
0008 8093h
AD2
A/D sampling state register
ADSSTR
8
8
2 to 3 PCLK
*
7
0008 80A0h
AD3
A/D data register A
ADDRA
16
16
2 to 3 PCLK
*
7
0008 80A2h
AD3
A/D data register B
ADDRB
16
16
2 to 3 PCLK
*
7
0008 80A4h AD3 A/D data register C ADDRC 16 16 2 to 3 PCLK
*
7
0008 80A6h
AD3
A/D data register D
ADDRD
16
16
2 to 3 PCLK
*
7
0008 80B0h AD3 A/D control/status register ADCSR 8 8 2 to 3 PCLK
*
7
0008 80B1h
AD3
A/D control register
ADCR
8
8
2 to 3 PCLK
*
7
0008 80B2h
AD3
ADDRy format select register
ADDPR
8
8
2 to 3 PCLK
*
7
0008 80B3h
AD3
A/D sampling state register
ADSSTR
8
8
2 to 3 PCLK
*
7
0008 80C0h D/A D/A data register 0 DADR0 16 16 2 to 3 PCLK
*
7
0008 80C2h
D/A
D/A data register 1
DADR1
16
16
2 to 3 PCLK
*
7
0008 80C4h D/A D/A control register DACR 8 8 2 to 3 PCLK
*
7
0008 80C5h
D/A
DADRy format select register
DADPR
8
8
2 to 3 PCLK
*
7
0008 8100h TPU (unit 0) Timer start register TSTRA 8 8 2 to 3 PCLK
*
7
0008 8101h
TPU (unit 0)
Timer synchronous register
TSYRA
8
8
2 to 3 PCLK
*
7
0008 8110h TPU0 Timer control register TCR 8 8 2 to 3 PCLK
*
7
0008 8111h
TPU0
Timer mode register
TMDR
8
8
2 to 3 PCLK
*
7
0008 8112h TPU0 Timer I/O control register H TIORH 8 8 2 to 3 PCLK
*
7
0008 8113h
TPU0
Timer I/O control register L
TIORL
8
8
2 to 3 PCLK
*
7
0008 8114h
TPU0
Timer interrupt enable register
TIER
8
8
2 to 3 PCLK
*
7
0008 8115h
TPU0
Timer status register
TSR
8
8
2 to 3 PCLK
*
7