Datasheet

RL78/L12 CHAPTER 22 VOLTAGE DETECTOR
R01UH0330EJ0200 Rev.2.00 773
Dec 13, 2013
Notes 1. The LVIMK flag is set to “1” by reset signal generation.
2. After an interrupt is generated, perform the processing according to Figure 22-7 Processing Procedure
After an Interrupt Is Generated.
Remark V
POR: POR power supply rise detection voltage
V
PDR: POR power supply fall detection voltage
Figure 22-7. Processing Procedure After an Interrupt Is Generated
INTLVI generated
LVISEN = 1
Set the LVISEN bit to 1 to mask voltage detection
(LVIOMSK = 1).
LVISEN = 0
Set the LVISEN bit to 0 to enable voltage
detection.
Yes
No
LVD reset generated
When an internal reset by voltage detector (LVD)
is not generated, a condition of V
DD becomes V DD ≥ V LVDH .
Set the LVILV bit to 0 to set the high-voltage
detection level (V
LVDH ).
LVILV = 0
LVISEN = 1
Set the LVISEN bit to 1 to mask voltage detection
(LVIOMSK = 1)
LVISEN = 0
Set the LVISEN bit to 0 to enable voltage
detection.
Set the LVIMD bit to 0 to set interrupt mode.
LVIMD = 0
Internal reset by LVD
is generated
No
Yes
LVIOMSK = 0
Normal operation
Save processing
Perform required save processing.