Datasheet

RL78/L12 CHAPTER 6 TIMER ARRAY UNIT
R01UH0330EJ0200 Rev.2.00 268
Dec 13, 2013
Figure 6-75. Example of Basic Timing of Operation as PWM Function
TSmn
TEmn
TDRmn
TCRmn
TOmn
INTTMmn
a b
0000H
TSmp
TEmp
TDRmp
TCRmp
TOmp
INTTMmp
c
c
d
0000H
c
d
Master
channel
Slave
channel
a+1
a+1
b+1
FFFFH
FFFFH
Remark 1. m: Unit number (m = 0), n: Channel number (n = 0, 2, 4, 6)
p: Slave channel number (n < p ≤ 7)
2. TSmn, TSmp: Bit n, p of timer channel start register m (TSm)
TEmn, TEmp: Bit n, p of timer channel enable status register m (TEm)
TCRmn, TCRmp: Timer count registers mn, mp (TCRmn, TCRmp)
TDRmn, TDRmp: Timer data registers mn, mp (TDRmn, TDRmp)
TOmn, TOmp: TOmn and TOmp pins output signal