Datasheet

RL78/L12 CHAPTER 6 TIMER ARRAY UNIT
R01UH0330EJ0200 Rev.2.00 255
Dec 13, 2013
Figure 6-66. Example of Basic Timing of Operation as Delay Counter
TEmn
TDRmn
TCRmn
INTTMmn
ab
0000H
a+1
b+1
FFFFH
TImn
TSmn
Remarks 1. m: Unit number (m = 0), n: Channel number (n = 0 to 7)
2. TSmn: Bit n of timer channel start register m (TSm)
TEmn: Bit n of timer channel enable status register m (TEm)
TImn: TImn pin input signal
TCRmn: Timer count register mn (TCRmn)
TDRmn: Timer data register mn (TDRmn)