Datasheet

RL78/L12 CHAPTER 6 TIMER ARRAY UNIT
R01UH0330EJ0200 Rev.2.00 185
Dec 13, 2013
6.3 Registers Controlling Timer Array Unit
Timer array unit is controlled by the following registers.
• Peripheral enable register 0 (PER0)
• Timer clock select register m (TPSm)
• Timer mode register mn (TMRmn)
• Timer status register mn (TSRmn)
• Timer channel enable status register m (TEm)
• Timer channel start register m (TSm)
• Timer channel stop register m (TTm)
• Timer input select register 0 (TIS0)
• Timer output select register (TOS)
• Timer output enable register m (TOEm)
• Timer output register m (TOm)
• Timer output level register m (TOLm)
• Timer output mode register m (TOMm)
• Input switch control register (ISC)
• Noise filter enable registers 1 (NFEN1)
• Port mode control register (PMCxx)
Note
• Port mode register (PMxx)
Note
• Port register (Pxx)
Note
Note The port mode registers (PMxx) and port registers (Pxx) to be set differ depending on the product. For details,
see 6.3.16 Port mode registers 1, 3 to 5, 14 (PM1, PM3 to PM5, PM14).
Remark m: Unit number (m = 0), n: Channel number (n = 0 to 7)