Manualshelf

Datasheet

ManualsBrandsRENESAS ManualsMicrocontrollers, Microprocessors & QuartzesEmbedded microcontroller LQFP 144 (20x20) 16-Bit 32 MHz I/O number 96
401402403404405406407408409410
Section 7 DMA Controller (DMAC)
R01UH0309EJ0500 Rev. 5.00 Page 371 of 1408
Sep 24, 2012
H8S/2456, H8S/2456R, H8S/2454 Group
7.5.7 Block Transfer Mode
In block transfer mode, data transfer is performed with channels A and B used in combination.
Block transfer mode can be specified by setting the FAE bit in DMABCRH and the BLKE bit in
DMACRA to 1. In block transfer mode, a data transfer of the specified block size is carried out in
response to a single transfer request, and this is executed for the number of times specified in
ETCRB. The transfer source is specified by MARA, and the transfer destination by MARB. Either
the transfer source or the transfer destination can be selected as a block area (an area composed of
a number of bytes or words). Table 7.10 summarizes register functions in block transfer mode.
Table 7.10 Register Functions in Block Transfer Mode
Register Function Initial Setting Operation
23 0
MARA
Source address
register
Start address of
transfer source
Incremented/decremented
every transfer, or fixed
23 0
MARB
Destination
address register
Start address of
transfer destination
Incremented/decremented
every transfer, or fixed
0
ETCRAH
7
0
ETCRAL
7
Holds block
size
Block size
counter
Block size
Block size
Fixed
Decremented every
transfer; ETCRAH value
copied when count
reaches H'00
015
ETCRB
Block transfer
counter
Number of block
transfers
Decremented every block
transfer; transfer ends
when count reaches
H'0000
MARA and MARB specify the start addresses of the transfer source and transfer destination,
respectively, as 24 bits. MAR can be incremented or decremented by 1 or 2 each time a byte or
word is transferred, or can be fixed. Incrementing, decrementing, or holding a fixed value can be
set separately for MARA and MARB. Whether a block is to be designated for MARA or for
MARB is specified by the BLKDIR bit in DMACRA.
To specify the number of transfers, if M is the size of one block (where M = 1 to 256) and N
transfers are to be performed (where N = 1 to 65,536), M is set in both ETCRAH and ETCRAL,
and N in ETCRB.