Datasheet
Section 16 I2C Bus Interface 2 (IIC2) 
Page 970 of 1384    R01UH0310EJ0500 Rev. 5.00 
 Sep 25, 2012 
H8S/2426, H8S/2426R, H8S/2424 Group
16.3.7  I
2
C Bus Transmit Data Register (ICDRT) 
ICDRT is an 8-bit readable/writable register that stores the transmit data. When ICDRT detects the 
space in the I
2
C bus shift register (ICDRS), it transfers the transmit data which is written in 
ICDRT to ICDRS and starts transferring data. If the next transfer data is written to ICDRT during 
transferring data of ICDRS, continuous transfer is possible. The initial value of ICDRT is H'FF. 
16.3.8  I
2
C Bus Receive Data Register (ICDRR) 
ICDRR is an 8-bit register that stores the receive data. When data of one byte is received, ICDRR 
transfers the received data from ICDRS to ICDRR and the next data can be received. ICDRR is a 
receive-only register, therefore the CPU cannot be written to this register. The initial value of 
ICDRR is H'FF. 
16.3.9  I
2
C Bus Shift Register (ICDRS) 
ICDRS is a register that is used to transfer/receive data. In transmission, data is transferred from 
ICDRT to ICDRS and the data is sent from the SDA pin. In reception, data is transferred from 
ICDRS to ICDRR after data of one byte is received. This register cannot be read from the CPU. 










