Datasheet

Section 16 LPC Interface (LPC)
Rev. 3.00 Sep. 28, 2009 Page 448 of 710
REJ09B0384-0300
16.3.19 SMIC Interrupt Register 0 (SMICIR0)
SMICIR0 is one of the registers used to implement SMIC mode. This register includes the bits that
indicate the source of interrupt to the slave.
R/W
Bit Bit Name Initial Value Slave Host Description
7 to 5 ⎯ All 0 R/W ⎯
Reserved
The initial value should not be changed.
4 HDTWI 0 R/(W)* ⎯ Transfer Data Transmission End Interrupt
This is a status flag that indicates that the host has
finished transmitting the transfer data to SMICDTR.
When the IBFIE3 bit and HDTWIE bit are set to 1,
the IBFI3 interrupt is requested to the slave.
0: Transfer data transmission wait state
[Clearing condition]
After the slave reads HDTWI = 1, writes 0 to this bit.
1: Transfer data transmission end
[Setting condition]
The transfer cycle is write transfer and the host
writes the transfer data to SMICDTR.
3 HDTRI 0 R/(W)* ⎯ Transfer Data Receive End Interrupt
This is a status flag that indicates that the host has
finished receiving the transfer data from SMICDTR.
When the IBFIE3 bit and HDTRIE bit are set to 1,
the IBFI3 interrupt is requested to the slave.
0: Transfer data receive wait state
[Clearing condition]
After the slave reads HDTRI = 1, writes 0 to this bit.
1: Transfer data receive end
[Setting condition]
The transfer cycle is read transfer and the host
reads the transfer data from SMICDTR.