Datasheet

Page 33
19fo6002,13.naJ14.1.veR
1410-3100B30JER
)T38/C23M,38/C23M(puorG38/C23M
Address Register Symbol Value after RESET
021016 0016
(2)
CAN0 Slot Interrupt Mask Register C0SIMKR
021116 0016
(2)
021216
021316
021416 CAN0 Error Interrupt Mask Register C0EIMKR XXXX X0002
(2)
021516 CAN0 Error Interrupt Status Register C0EISTR XXXX X0002
(2)
021616
021716 CAN0 Baud Rate Prescaler C0BRP 0000 00012
(2)
021816
021916
021A16
021B16
021C16
021D16
021E16
021F16
022016
022116
022216
022316
022416
022516
022616
022716
022816 CAN0 Global Mask Register Standard ID0 C0GMR0 XXX0 00002
(2)
022916 CAN0 Global Mask Register Standard ID1 C0GMR1 XX00 00002
(2)
022A16 CAN0 Global Mask Register Extended ID0 C0GMR2 XXXX 00002
(2)
022B16 CAN0 Global Mask Register Extended ID1 C0GMR3 0016
(2)
022C16 CAN0 Global Mask Register Extended ID2 C0GMR4 XX00 00002
(2)
022D16
022E16
022F16
CAN0 Message Slot 0 Control Register / C0MCTL0/ 0000 00002
(2)
023016
CAN0 Local Mask Register A Standard ID0 C0LMAR0 XXX0 00002
(2)
CAN0 Message Slot 1 Control Register / C0MCTL1/ 0000 00002
(2)
023116
CAN0 Local Mask Register A Standard ID1 C0LMAR1 XX00 00002
(2)
CAN0 Message Slot 2 Control Register / C0MCTL2/ 0000 00002
(2)
023216
CAN0 Local Mask Register A Extended ID0 C0LMAR2 XXXX 00002
(2)
CAN0 Message Slot 3 Control Register / C0MCTL3/ 0016
(2)
023316
CAN0 Local Mask Register A Extended ID1 C0LMAR3 0016
(2)
CAN0 Message Slot 4 Control Register / C0MCTL4/ 0000 00002
(2)
023416
CAN0 Local Mask Register A Extended ID2 C0LMAR4 XX00 00002
(2)
023516 CAN0 Message Slot 5 Control Register C0MCTL5 0016
(2)
023616 CAN0 Message Slot 6 Control Register C0MCTL6 0016
(2)
023716 CAN0 Message Slot 7 Control Register C0MCTL7 0016
(2)
CAN0 Message Slot 8 Control Register / C0MCTL8/ 0000 00002
(2)
023816
CAN0 Local Mask Register B Standard ID0 C0LMBR0 XXX0 00002
(2)
X: Indeterminate
Blank spaces are reserved. No access is allowed.
NOTES:
1. The BANKSEL bit in the C0CTLR1 register switches functions for addresses 0220
16 to 023F16.
2. Values are obtained by setting the SLEEP bit in the C0SLPR register to "1" (sleep mode exited) and supplying a
clock to the CAN module after reset.
(Note 1)