Datasheet

Rev.2.10 Aug 25, 2006 page 49 of 81
REJ03B0058-0210
M16C/6N Group (M16C/6NK, M16C/6NM) 5. Electric Characteristics (Normal-ver.)
Under development
This document is under development and its contents are subject to change.
Figure 5.4 Timing Diagram (2)
Measuring conditions :
VCC = 5 V
Input timing voltage : Determined with V
IL = 1.0 V, V IH = 4.0 V
Output timing voltage: Determined with V
OL = 2.5 V, V OH = 2.5 V
BCLK
HOLD input
HLDA output
P0, P1, P2,
P3, P4,
P5_0 to P5_2
(1)
NOTE:
1.
The above pins are set to high-impedance regardless of the input level of the BYTE pin,
the PM06 bit in the PM0 register, and the PM11 bit in the PM1 register.
Hi–Z
RDY input
BCLK
RD
(Multiplexed bus)
(Multiplexed bus)
WR, WRL, WRH
WR, WRL, WRH
(Separate bus)
RD
(Separate bus)
td(BCLK–HLDA)td(BCLK–HLDA)
th(BCLK–HOLD)tsu(HOLD–BCLK)
tsu(RDY–BCLK) th(BCLK–RDY)
Memory Expansion Mode and Microprocessor Mode
(Effective for setting with wait)
(Common to setting with wait and setting without wait)
VCC = 5 V