Datasheet

REVISION HISTORY M16C/29 Hardware Manual
Rev. Date Description
Page Summary
C-1
0.70 Mar/ 29/Y04 1 “1. Overview” and “1.1. Application” are partly revised.
2, 3 Table 1.2.1 and 1.2.2 are partly revised.
8, 9 Figure 1.5.1 and 1.5.2 are partly revised.
10 Table 1.6.1 is revised.
22 Figure 4.8 is partly revised.
28 Section “5.5 Voltage Detection Circuit” and Figure 5.5.2 are partly revised.
30 Figure 5.5.3 is partly revised.
31 Figure 5.5.4 is partly revised.
32 Section “5.5.1 Voltage Detection Interrupt” and “5.5.1.1.1 Limitations of Stop
Mode” are partly revised.
36 Figure 7.1 is partly revised.
37 Figure 7.2 is partly revised.
38 Figure 7.3 is partly revised.
39 Figure 7.5 is partly revised.
40 Figure 7.6 is partly revised.
41 “CCLKR register” of Figure 7.7 is partly revised.
42 Section “7.1 Main clock” is partly revised.
45 Figure 7.4.1 is partly revised.
46 Section “7.5 CPU Clock and Peripheral Function Clock” and “7.5.2 Peripheral
Function Clock” are partly revised.
54 Section “7.7 System Clock Protective Function” and “7.8 Oscillation Stop and Re-
oscillation Detect Function” are partly revised.
57 Figure 8.1 is partly revised.
64 Figure 9.3.1 is partly revised.
65 IFSR2A registerin Figure 9.3.2 is partly revised.
66 Section “9.3.2 IR Bit” is partly revised.
67 Section “9.4 Interrupt Sequence” is partly revised.
68 Section “9.4.1 Interrupt Response Time” and Figure9.4.1.1 are partly revised.
73 Section “9.6 INT Interrupt” is partly revised.
74 Section “9.9 CAN0 Wake-up Interrupt” is partly revised.
94 “Divide ratio” of Table 12.1.1.1 is partly revised.
102 “8-bit PWM” of Table 12.1.4.1 is partly revised.
106 “Timer Bi register” in Figure 12.2.3 is partly revised.
111 Section “12.2.4 A-D Trigger mode” and Table 12.2.4.1 are partly revised.
112 Figure 12.2.4.2 is partly revised.
115 Figure 12.3.2 is partly revised.
117 “Timer B2 interrupt occurences fequency set counter” in Figure 12.3.4 is partly
revised.
119 Figure 12.3.6 is partly revised.