Datasheet

1. Overview
page 10
33fo6002,51.peS05.0.veR
)B82/C61M,82/C61M(puorG82/C61M
1.5 Pin Assignment
Figures 1.5 to 1.7 show the pin Assignments (top view).
NOTES :
1. The numbers in each grid (circle) show the pin numbers of the M30280FAHP (80P6Q-A
package)
2. Connect grids written as (Vss) to Vss(GND) or leave them open.
3. Set PACR2 to PACR0 bits in the PACR register to "0112" before you input and output it after
resetting to each pin. When the PACR register is not set, the input and output function of
some pins are disabled.
Package: PTLG0085JB-A(85F0G)
Figure 1.5 Pin Assignment (Top View) of 85-pin Package
A
10
P06 P07 P11
5
P14
52
P17
50
P21
47
P24
44
P27
42
P61
38
P31
62
P0
5
63
P0
4
59
P1
0
5
P1
3
53
P1
6
51
P2
0
48
P2
3
45
P2
6
43
P6
0
39
P3
0
64
P03
65
P02
66
P01
5
P12
54
P15 (Vss)
(2)
49
P22
46
P25
41
P62
40
P63
67
P0
0
68
P10
7
69
P10
6
37
P3
2
36
P3
3
35
P3
4
70
P105
71
P104 (Vss)
(2)
34
P35
33
P36
32
P37
74
P10
1
73
P10
2
72
P10
3
(Vss)
(2)
31
P6
4
30
P6
5
77
V
REF
76
P10
0
75
AVss
(Vss)
(2)
29
P6
6
28
P6
7
27
P7
0
78
AVcc
79
P97
4
P91
9
RESE
T
11
Vss
14
P85
17
P82
26
P71
25
P72
24
P73
80
P96
2
P93
5
P90
7
P87/XCIN
12
XIN
13
Vcc
16
P83
19
P80
23
P74
22
P75
1
P95
3
P92
6
CNVss
8
P86/XCOUT
10
XOUT
13
Vcc
15
P84
18
P81
21
P76
20
P77
61 60 58
9
8
7
6
5
4
3
2
1
BCDEFG
H
(11)
(11)
(11)
(11)
JK