To our customers, Old Company Name in Catalogs and Other Documents On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding. Renesas Electronics website: http://www.renesas.
Notice 1. 2. 3. 4. 5. 6. 7. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office.
M16C/28 Group (M16C/28, M16C/28B) SINGLE-CHIP 16-BIT CMOS MCU REJ03B0201-0050 Rev.0.50 2006.09.15 1. Overview The M16C/28 Group (M16C/28 and M16C/28B) MCU are single-chip control MCU, fabricated using highperformance silicon gate CMOS technology with the M16C/60 series CPU core. The M16C/28 Group (M16C/28 and M16C/28B) are housed in 64-pin and 80-pin plastic molded LQFP packages and also in 85pin plastic molded TFLGA (Thin Fine Pitch Land Grid Array) package.
1. Overview M16C/28 Group (M16C/28, M16C/28B) 1.2 Performance Overview Table 1.1 and 1.2 outline performance overview of the M16C/28 Group (M16C/28, M16C/28B). Table 1.
1. Overview M16C/28 Group (M16C/28, M16C/28B) Table 1.
1. Overview M16C/28 Group (M16C/28, M16C/28B) 1.3 Block Diagram Figure 1.1 is a block diagram of the M16C/28 Group (M16C/28, M16C/28B), 80-pin and 85-pin package. Figure 1.2 is a block diagram of the M16C/28 Group (M16C/28, M16C/28B), 64-pin package. 8 I/O Ports Port P0 8 8 Port P1 Port P2 8 Port P3 M16C/60 Series CPU Core Memory R0L R1L USP ISP INTB A0 A1 FB FLG AAAA AAAA AAAA Multiplier NOTES: 1. ROM size depends on MCU type. 2. RAM size depends on MCU type. Figure 1.
1. Overview M16C/28 Group (M16C/28, M16C/28B) 4 I/O Ports Port P0 3 8 Port P1 4 Port P3 Port P2 M16C/60 Series CPU Core R2 R3 USP ISP INTB FLG AAAA AAAA Multiplier NOTES: 1. ROM size depends on MCU type. 2. RAM size depends on MCU type. Figure 1.2 M16C/28 Group (M16C/28, M16C/28B), 64-Pin Block Diagram Rev. 0.50 Sep.
1. Overview M16C/28 Group (M16C/28, M16C/28B) 1.4 Product Information Tables 1.3 and 1.4 list the M16C/28 Group product information and Figure 1.3 shows the product numbering system. The specifications are partially different between normal-ver.and T/ V-ver.. Table 1.3 M16C/28 Product List -Normal-ver.
1. Overview M16C/28 Group (M16C/28, M16C/28B) Type No. M3028 0 FCBHP-U7 Product code Package type: HP : Package WG : Package PLQP0080KB-A(80P6Q-A) PLQP0064KB-A(64P6Q-A) PTLG0085JB-A(85F0G) Version (no): M16C/28 Group Normal-ver.
1. Overview M16C/28 Group (M16C/28, M16C/28B) Table 1.5 Product Code (Flash Memory-ver.) - M16C/28 Normal-ver.
1. Overview M16C/28 Group (M16C/28, M16C/28B) (1) Flash Memory Version, PTLG0085JB-A (85F0G), Normal-ver. M30280FA B U5 XXXXXXX Type No. M30280FAWG Chip version and product code B : Chip version. The first edition is shown to be blank and continues with A, B, and C. U5 : Product code. (See Table 1.5) Date code seven digits Manufacturing management code (2) Flash Memory Version, PLQP0080KB-A (80P6Q-A), Normal-ver. M16C M30280FAHP A U5 XXXXXXX Type No.
1. Overview M16C/28 Group (M16C/28, M16C/28B) 1.5 Pin Assignment Figures 1.5 to 1.7 show the pin Assignments (top view).
1. Overview M16C/28 Group (M16C/28, M16C/28B) Table 1.8 Pin Characteristics for 85-pin Package Pi n No.
1. Overview M16C/28 Group (M16C/28, M16C/28B) Table 1.8 Pin Characteristics for 85-pin Package (continued) Pin No.
1.
1. Overview M16C/28 Group (M16C/28, M16C/28B) Table 1.9 Pin Characteristics for 80-Pin Package Pin No.
1. Overview M16C/28 Group (M16C/28, M16C/28B) Table 1.9 Pin Characteristics for 80-Pin Package (Continued) P in No.
1.
1. Overview M16C/28 Group (M16C/28, M16C/28B) Table 1.10 Pin Characteristics for 64-Pin Package Pin N o.
1. Overview M16C/28 Group (M16C/28, M16C/28B) Table 10 Pin Characteristics for 64-Pin Package (Continued) Pin No.
1. Overview M16C/28 Group (M16C/28, M16C/28B) 1.6 Pin Description Table 1.10 Pin Description (64-Pin, 80-Pin and 85-Pin Packages) Classification Symbol Power Supply VCC, VSS Analog Power AVCC Supply AVSS I/O Type Function I Apply 2.7 to 5.5V to the Vcc pin. Apply 0V to the Vss pin. I Supplies power to the A/D converter. Connect the AVCC pin to VCC and the AVSS pin to VSS.
1. Overview M16C/28 Group (M16C/28, M16C/28B) Table 1.10 Pin Description (64-Pin, 80-Pin and 85-Pin Packages) (Continued) Classification Timer S Symbol I/O Type Function INPC10 to INPC17 I Input pins for the time measurement function Output pins for the waveform generating function OUTC10 to OUTC17 O I/O Ports P00 to P03 I/O P15 to P17 P20 to P27 I/O ports for CMOS. Each port can be programmed for input or output under the control of the direction register.
1. Overview M16C/28 Group (M16C/28, M16C/28B) Table 1.10 Pin Description (80-Pin and 85-Pin Packages only) (Continued) Classification Serial I/O Symbol CLK4 SIN4 SOUT4 A/D Converter AN04 to AN07 I/O Type Function I/O Inputs and outputs the transfer clock I O Inputs serial data Outputs serial data I Analog input pins for the A/D converter AN20 to AN23 AN25 to AN27 I/O Ports P04 to P07 P10 to P14 P34 to P37 P95 to P97 I : Input O : Output Rev. 0.50 Sep.15, 2006 I/O I/O ports for CMOS.
2. Central Processing Unit(CPU) M16C/28 Group (M16C/28, M16C/28B) 2. Central Processing Unit (CPU) Figure 2.1 shows the CPU registers. The register bank is comprised of 7 registers (R0, R1, R2, R3, A0, A1 and FB) out of 13 CPU registers. Two sets of register banks are provided.
M16C/28 Group (M16C/28, M16C/28B) 2. Central Processing Unit(CPU) 2.3 Frame Base Register (FB) FB is configured with 16 bits, and is used for FB relative addressing. 2.4 Interrupt Table Register (INTB) INTB is configured with 20 bits, indicating the start address of an interrupt vector table. 2.5 Program Counter (PC) PC is configured with 20 bits, indicating the address of an instruction to be executed. 2.
3. Memory M16C/28 Group (M16C/28, M16C/28B) 3. Memory Figure 3.1 is a memory map of the M16C/28 Group (M16C/28, M16C/28B). M16C/28 Group provides 1Mbyte address space from addresses 0000016 to FFFFF16. The internal ROM is allocated lower addresses beginning with address FFFFF16. For example, 64 Kbytes internal ROM is allocated addresses F000016 to FFFFF16. Two 2-Kbyte internal ROM areas, block A and block B, are available in the flash memory version. The blocks are allocated addresses F00016 to FFFF16.
M16C/28 Group (M16C/28, M16C/28B) 4. Special Function Register (SFR) 4. Special Function Register (SFR) SFR (Special Function Register) is the control register of peripheral functions. Tables 4.1 to 4.7 list the SFR information. Table 4.
M16C/28 Group (M16C/28, M16C/28B) 4. Special Function Register (SFR) Table 4.
M16C/28 Group (M16C/28, M16C/28B) 4. Special Function Register (SFR) Table 4.
M16C/28 Group (M16C/28, M16C/28B) 4. Special Function Register (SFR) Table 4.
M16C/28 Group (M16C/28, M16C/28B) 4. Special Function Register (SFR) Table 4.
M16C/28 Group (M16C/28, M16C/28B) 4. Special Function Register (SFR) Table 4.
M16C/28 Group (M16C/28, M16C/28B) 4. Special Function Register (SFR) Table 4.
Appendix 1. Package Dimensions M16C/28 Group (M16C/28, M16C/28B) Appendix 1. Package Dimensions JEITA Package Code P-LQFP64-10x10-0.50 RENESAS Code PLQP0064KB-A Previous Code 64P6Q-A / FP-64K / FP-64KV MASS[Typ.] 0.3g HD *1 D NOTE) 1. *2" 2. INCLUDE TRIM OFFSET. c1 Reference Symbol c E *2 HE p D E A HD ZE Terminal cross section E A A1 Z p b1 c c1 c A1 A A2 F e x y ZD ZE L L1 L L1 Detail F JEITA Package Code P-LQFP80-12x12-0.
Appendix 1. Package Dimensions M16C/28 Group (M16C/28, M16C/28B) JEITA Package Code P-TFLGA85-7x7-0.65 RENESAS Code PTLG0085JB-A Previous Code 85F0G MASS[Typ.] 0.1g b1 D S AB B w S A w AB A A e K J H G B E F E D C B A y S x4 1 2 3 Rev. 0.50 Sep.15, 2006 page 33 of 33 S 4 5 6 7 8 9 10 Reference Symbol Index mark (Laser mark) Index mark D E v w A e b b1 x y Dimension in Millimeters Min Nom Max 7.0 7.0 0.15 0.20 1.05 0.65 0.31 0.35 0.39 0.39 0.43 0.47 0.08 0.
REVISION HISTORY Rev. M16C/28 Group (M16C/28, M16C/28B) Shortsheet Date Description Summary Page 0.
Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Keep safety first in your circuit designs! 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.