Manualshelf

Datasheet

ManualsBrandsRENESAS ManualsMicrocontrollers, Microprocessors & QuartzesEmbedded microcontroller LQFP 48 (7x7) 16-Bit 20 MHz I/O number 39
251252253254255256257258259260
Table Of Contents
17. Flash Memory Version
page 233
923fo7002,51.beF00.2.veR
0020-2020B90JER
)T62/C61M,B62/C61M,A62/C61M(puorGA62/C61M
B
l
o
c
k
B
:
2
K
b
y
t
e
s
(2)
4
K
b
y
t
e
s
(4)
0
F
F
0
0
0
1
6
0
F
F
F
F
F
1
6
B
o
o
t
R
O
M
a
r
e
a
0
F
E
0
0
0
1
6
0
F
C
0
0
0
1
6
0
F
D
F
F
F
1
6
0
F
8
0
0
0
1
6
0
F
B
F
F
F
1
6
0
F
7
F
F
F
1
6
0
F
4
0
0
0
1
6
0
F
F
F
F
F
1
6
U
s
e
r
R
O
M
a
r
e
a
B
l
o
c
k
2
:
1
6
K
b
y
t
e
s
(5)
B
l
o
c
k
A
:
2
K
b
y
t
e
s
(2)
B
l
o
c
k
1
:
8
K
b
y
t
e
s
(3)
B
l
o
c
k
0
:
8
K
b
y
t
e
s
(3)
B
l
o
c
k
3
:
1
6
K
b
y
t
e
s
(5)
NOTES:
1. To specify a block, use the maximum even address in the block.
2. Blocks A and B are enabled to use when the PM10 bit in the PM1
register is set to "1".
3. Blocks 0 and 1 are enabled for programs and erases when the
FMR02 bit in the FMR0 register is set to "1" and the FMR16 bit in
the FMR1 register is set to "1". (CPU rewrite mode only)
4. The boot ROM area is reserved. Do not access.
5. Blocks 2 and 3 are enabled for programs and erases when the
FMR16 bit in the FMR1 register is set to "1". (CPU rewrite mode
only)
00F000
16
00F7FF
16
00F800
16
00FFFF
16
Figure 17.2.2. Flash Memory Block Diagram (ROM capacity 48K byte)