Datasheet

16. Programmable I/O Ports
page 227
923fo7002,51.beF00.2.veR
0020-2020B90JER
)T62/C61M,B62/C61M,A62/C61M(puorGA62/C61M
Figure 16.6.1. NDDR and P17DDR Registers
NMI Digital Debounce Register
(1,2)
Symbol Address After Reset
NDDR 033E
16 FF16
RW
b7 b0
Function
RW
Setting Range
00
16 to FF 16
If the set value =n,
- n = 0 to FE
16; a signal with pulse width, greater than
(n+1)/f8, is input into NMI / SD
- n = FF
16; the digital debounce filter is disabled and all
signals are input
P17 Digital Debounce Register
(1)
Symbol Address After Reset
P17DDR 033F
16 FF16
RW
b7 b0
Function
RW
Setting Range
00
16 to FF 16
If the set value =n,
- n = 0 to FE
16; a signal with pulse width, greater than
(n+1)/f8, is input into INPC17/ INT5
- n = FF
16; the digital debounce filter is disabled and all
signals are input
NOTE:
1. When using the INT5 interrupt to exit from stop mode, set the P17DDR registert to "FF
16" before entering
stop mode.
NOTES:
1. Set the PACR register by the next instruction after setting the PRC2 bit in the PRCR register to "1"(write
enable).
2. When using the NMI interrupt to exit from stop mode, set the NDDR registert to "FF
16" before entering
stop mode.