Datasheet

16. Programmable I/O Ports
page 226
923fo7002,51.beF00.2.veR
0020-2020B90JER
)T62/C61M,B62/C61M,A62/C61M(puorGA62/C61M
Figure 16.4.1. PCR Register
Port control register
Symbpl Address After reset
PCR 03FF
16 00 16
Bit name FunctionBit symbol
RW
b7 b6 b5 b4 b3 b2 b1 b0
PCR0 Port P1 control bit
Nothing is assigned. In an attempt to write to these bits,
write “0”. The value, if read, turns out to be “0”.
RW
(b7-b1)
Operation performed when the P1
register is read
0: When the port is set for input,
the input levels of P10 to P17
pins are read. When set for
output, the port latch is read.
1: The port latch is read
regardless of whether the port
is set for input or output.
Figure 16.5.1. PACR Register
Pin Assignment Control Register
(1)
Symbpl Address After Reset
PACR 025D
16 0016
Bit Name FunctionBit Symbol
RW
b7 b6 b5 b4 b3 b2 b1 b0
Pin enabling bit
Nothing is assigned.
When write,
set to “0”. When read, its
content is “0”.
RW
(b6-b3)
001 : 42 pin
100 : 48 pin
All other values are reserved. Do
not use.
PACR0
PACR1
PACR2
RW
RW
Reserved bits
U1MAP
UART1 pin remapping bit
UART1 pins assigned to
0 : P6
7 to P64
1 : P73 to P70
RW
NOTES:
1. Set the PACR register by the next instruction after setting the PRC2 bit in the PRCR register to "1"(write
enable).