Datasheet

258
CK
DREQ
DRAK
Bus
cycle
DACK
CPUCPU
Dummy DMAC
CPU DMAC
DMAC
Figure 11.22 Burst Mode, Single Address, and Level Detection (Normal Operation)