Datasheet

257
CK
DREQ
DRAK
Bus
cycle
DACK
CPU(4)
CPU(1) CPU(2) CPU(3)
Dummy
DMAC
Dummy
2nd sampling1st sampling 3rd sampling
4th sampling
DMAC
DMAC
Figure 11.21 Burst Mode, Single Address, and Level Detection (Fastest Operation)