Datasheet

255
CK
DREQ
DRAK
Bus
cycle
DACK
CPUCPU
DMAC(R)
DMAC(R)
DMAC(R)
CPU DMAC(W)
DMAC(W)
Figure 11.20 Burst Mode, Dual Address, and Level Detection (Normal Operation)