Datasheet

Section Page Description
26.3.3 Bus Timing
Figure 26.13 DRAM
Cycle (Normal Mode,
2 Waits, TPC = 1,
RCD = 1)
796
Figure amended
Tcw1 Tcw2
t
CASD1
t
CAC
t
AA
t
RAC
t
CASD1
Column address
Figure 26.14 DRAM
Cycle (Normal Mode,
3 Waits, TPC = 1,
RCD = 1)
796
Figure amended
Tcw1 Tcw2
t
CASD1
t
CAC
t
AA
t
CASD1
Column address
t
RAC
26.3.5 Multifunction
Timer Pulse Unit
Timing
Figure 26.23 MTU
I/O Timing
802
Figure amended
CK
t
TOCD
Output
compare output
26.3.11
Measurement
Conditions for AC
Characteristics
Figure 26.33 Output
Load Circuit
810
Title amended
Output Load Circuit