Hardware manual

i
Contents
CPU
CPU
Subject: Use of General Registers................................................................................................ 1
Subject: Difference between V Flag and C Flag in CCR............................................................. 2
Subject: Relationship between Data Size and Change of V Flag ................................................ 4
Subject: Area Usable as ROM in Vector Table............................................................................ 5
Subject: H8S/2000 CPU Normal Mode ....................................................................................... 6
Subject: MAC Register ................................................................................................................ 7
Subject: EXR Register.................................................................................................................. 8
Instruction
Subject: SUBX Instruction........................................................................................................... 9
Subject: BRN Instruction ............................................................................................................. 10
Subject: Difference between BRA Instruction and JMP Instruction............................................ 11
Subject: BRA and BRN Instructions............................................................................................ 12
Subject: Support of DAA (DAS) Instruction Corresponding to INC (DEC) Instruction ............ 13
Subject: Odd Address Value when STC Instruction is Executed ................................................ 14
Subject: Stack Precautions ........................................................................................................... 15
Subject: Stack Pointer .................................................................................................................. 16
Subject: TAS Instruction.............................................................................................................. 17
Subject: BLD and BIST Instructions............................................................................................ 18
Subject: BOR and BIAND Instructions ....................................................................................... 20
MCU Operating Modes
Subject: Mode Pins....................................................................................................................... 22
Subject: Use of RAME Bit........................................................................................................... 23
Exception Handling
Subject: Reset............................................................................................................................... 24
Interrupts
Subject: Handling of Interrupt Requests when IRQ Interrupts are Disabled ............................... 26
Subject: Handling of Interrupt Requests when Interrupts are Masked ........................................ 27
Subject: Use of IRQ Status Register ............................................................................................ 28
Subject: Interrupt Disable Timing (1) .......................................................................................... 29
Subject: Interrupt Disable Timing (2) .......................................................................................... 30
Subject: Interrupt Immediately after Reset .................................................................................. 31
Subject: Simultaneous IRQ Interrupts of the Same Priority ........................................................ 32