Hardware manual

Rev. 3.0, 09/98, page 52 of 361
Address bus
AS
WR
RD: High
Data bus
Write cycle
T1 state T2 state
Write data
Address
T3 state
Ø
Figure 2.17 (b) External Device Access Timing (Write)