Hardware manual

Rev. 3.0, 09/98, page 51 of 361
Address bus
AS
RD
WR: High
Data bus
Read cycle
T1 state T2 state
Address
T3 state
Read data
Ø
Figure 2.17 (a) External Device Access Timing (Read)