Hardware manual

Rev. 3.0, 09/98, page 50 of 361
Ø
Address bus
AS: High
RD: High
WR: High
Data bus:
high impedance state
Bus cycle
T1 state T2 state
Address
T3 state
Figure 2.16 Pin States during On-Chip Register Field Access Cycle