Hardware manual

Rev. 3.0, 09/98, page 48 of 361
Ø
Address bus
RD: High
Data bus:
high impedance state
AS: High
WR: High
Bus cycle
T1 state T2 state
Address
Figure 2.14 Pin States during On-Chip Memory Access Cycle