Datasheet
Section 3 Exception Handling 
    Rev. 3.00 Mar. 15, 2006 Page 53 of 526 
   REJ09B0060-0300 
3.2.7  Wakeup Interrupt Flag Register (IWPR) 
IWPR is a status flag register for WKP5 to WKP0 interrupt requests. 
Bit Bit Name 
Initial 
Value R/W Description 
7 
6 
 
 
1 
1 
 
 
Reserved 
These bits are always read as 1. 
5  IWPF5  0  R/W  WKP5 Interrupt Request Flag 
[Setting condition] 
When WKP5 pin is designated for interrupt input and 
the designated signal edge is detected. 
[Clearing condition] 
When IWPF5 is cleared by writing 0. 
4  IWPF4  0  R/W  WKP4 Interrupt Request Flag 
[Setting condition] 
When WKP4 pin is designated for interrupt input and 
the designated signal edge is detected. 
[Clearing condition] 
When IWPF4 is cleared by writing 0. 
3  IWPF3  0  R/W  WKP3 Interrupt Request Flag 
[Setting condition] 
When WKP3 pin is designated for interrupt input and 
the designated signal edge is detected. 
[Clearing condition] 
When IWPF3 is cleared by writing 0. 
2  IWPF2  0  R/W  WKP2 Interrupt Request Flag 
[Setting condition] 
When WKP2 pin is designated for interrupt input and 
the designated signal edge is detected. 
[Clearing condition] 
When IWPF2 is cleared by writing 0. 
1  IWPF1  0  R/W  WKP1 Interrupt Request Flag 
[Setting condition] 
When WKP1 pin is designated for interrupt input and 
the designated signal edge is detected. 
[Clearing condition] 
When IWPF1 is cleared by writing 0. 
\ 










