Datasheet

Rev.6.00 Oct.28.2004 page 48 of 1016
REJ09B0138-0600H
End of bus request
Bus request
Program execution
state
Bus-released state
Sleep mode
Exception-handling state
External interrupt
Software standby mode
RES = high
Reset state
STBY = high, RES = low
Hardware standby mode
*2
Power-down state
*1
Notes: 1.
2.
From any state except hardware standby mode, a transition to the reset state occurs whenever RES
goes low. A transition can also be made to the reset state when the watchdog timer overflows.
From an
y
state, a transition to hardware standb
y
mode occurs when STBY
g
oes low.
SLEEP
instruction
with
SSBY = 0
SLEEP
instruction
with
SSBY = 1
Interrupt
request
End of bus
request
Bus
request
Request for
exception
handling
End of
exception
handling
Figure 2-12 State Transitions
2.8.2 Reset State
When the RES input goes low all current processing stops and the CPU enters the reset state. The CPU enters the power-
on reset state when the NMI pin is high, or the manual reset* state when the NMI pin is low. All interrupts are masked in
the reset state. Reset exception handling starts when the RES signal changes from low to high.
The reset state can also be entered by a watchdog timer overflow. For details, refer to section 13, Watchdog Timer.
Note: * Manual reset is only supported in the H8S/2357 ZTAT.
2.8.3 Exception-Handling State
The exception-handling state is a transient state that occurs when the CPU alters the normal processing flow due to a reset,
interrupt, or trap instruction. The CPU fetches a start address (vector) from the exception vector table and branches to that
address.
(1) Types of Exception Handling and Their Priority
Exception handling is performed for traces, resets, interrupts, and trap instructions. Table 2-7 indicates the types of
exception handling and their priority. Trap instruction exception handling is always accepted, in the program execution
state.
Exception handling and the stack structure depend on the interrupt control mode set in SYSCR.