Section 7 Data Transfer Controller
Rev.7.00 Feb. 14, 2007 page 213 of 1108
REJ09B0089-0700
First data
transfer register
information
Second data
transfer register
information
Chain transfer
(counter = 0)
Upper 8 bits
of DAR
Input buffer
Input circuit
Figure 7.13 Chain Transfer when Counter = 0
