Datasheet

Section 11 16-Bit Timer Pulse Unit (TPU)
Rev. 6.00 Mar. 18, 2010 Page 432 of 982
REJ09B0054-0600
Underflow
signal
TCNT
(underflow)
TCNT
input clock
H'0000 H'FFFF
TCFU flag
TCIU interrupt
φ
Figure 11.42 TCIU Interrupt Setting Timing
Status Flag Clearing Timing: After a status flag is read as 1 by the CPU, it is cleared by writing
0 to it. When the DTC or DMAC* is activated, the flag is cleared automatically. Figure 11.43
shows the timing for status flag clearing by the CPU, and figure 11.44 shows the timing for status
flag clearing by the DTC or DMAC*.
Note: * Supported only by the H8S/2239 Group.
Status flag
Write signal
Address
TSR address
Interrupt
request
signal
TSR write cycle
T
1
T
2
φ
Figure 11.43 Timing for Status Flag Clearing by CPU