Datasheet

Section 3 MCU Operating Modes
Rev.7.00 Dec. 24, 2008 Page 79 of 698
REJ09B0074-0700
External address
space
Notes: 1.
2.
3.
Though RTC and USB registers are provided inside the chip, ASN, RDN, and WRN are asserted and
the addresses are output when these areas are accessed.
Therefore, care should be taken when connecting memory externally.
The reserved area of H'FEE800 to H'FFCFFF should not be accessed.
The external address can be used instead, by clearing the RAME bit in SYSCR to 0.
External address
space
On-chip RAM*
3
USB registers*
1
Internal I/O registers*
1
Reserved*
2
On-chip RAM*
3
On-chip RAM*
3
On-chip RAM
External address
space
External address
space
On-chip RAM*
3
On-chip ROM
On-chip ROM
USB registers*
1
USB registers
Internal I/O registers*
1
Reserved*
2
Reserved*
2
Reserved
External address
space
External address
space
On-chip RAM
Internal I/O registers
Modes 4 and 5
(advanced extended modes
with on-chip ROM desabled)
Mode 6
(advanced extended mode
with on-chip ROM enabled)
Mode 7
(advanced single-chip mode)
ROM: ⎯
RAM: 8 kbytes
ROM: 64 kbytes
RAM: 8 kbytes
ROM: 64 kbytes
RAM: 8 kbytes
H'00FFFF
H'000000
H'000000
H'020000
H'010000
H'E00000
H'FEE800
H'C00000
H'000000
H'00FFFF
H'FFD000
H'FEE800
H'FFD000
H'E00000
H'FEE800
H'C00000
H'FFD000
H'FFEFBF
H'FFFFC0 H'FFFFC0 H'FFFFC0
H'FFFFFF
H'FFFFFF H'FFFFFF
H'FFEFC0 H'FFEFC0
H'FFF800
H'FFF800 H'FFF800
H'DFFFFF
H'C00000
Figure 3.3 Memory Map in Each Operating Mode for HD6432217