Datasheet

Section 16 I
2
C Bus Interface (IIC) (Optional)
Rev. 3.00 Mar 21, 2006 page 464 of 788
REJ09B0300-0300
SDA
(master output)
SDA
(slave output)
2143214365879
Bit 7 Bit 6
Bit 7
Bit 6
Bit 5
Bit 4Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
ICDRF
ICDRS
ICDRR
IRIC
SCL
(master output)
Start condition issuance
Address+R/W
Data 1
Address+R/W
[8] IRIC clear
[10] ICDR read
User processing
Slave address
[6]
[7]
A
R/W
Data 1
Figure 16.22 Example of Slave Receive Mode Operation Timing (1)
(MLS = ACKB = 0, HNDS = 0)
Start condition detection
SDA
(master output)
SDA
(slave output)
21436521436587987989
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
Bit 1 Bit 0
ICDRF
ICDRS
ICDRR
IRIC
SCL
(master output)
[9] Set ACKB = 1
[13] IRIC clear
[10] ICDR read
(Data n-2)
[10] ICDR read
(Data n-1)
[13] IRIC clear
[9] Wait for one frame
User processing
Bit 7Bit 0 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2
Data nData n-1
Data n-1
Data n-1
Data n-2
Data n-2
Data n
Data n
Data n-2
[11]
[11]
[11]
A
AA
[13] IRIC clear
[14] ICDR read
(Data n)
[15] IRIC clear
[11]
Figure 16.23 Example of Slave Receive Mode Operation Timing (2)
(MLS = ACKB = 0, HNDS = 0)