06 February 2012 Broadcom Europe Ltd. 406 Science Park Milton Road Cambridge CB4 0WW Page 88
© 2012 Broadcom Corporation. All rights reserved
15:8
Write as 0, read as don't care
7:0 SLOT_STATUS Logical OR of interrupt and wakeup signal for
each slot
RW 0x0
