Manual
RF22
Version: 0.1 Date: 12/23/2008
Tel: +86-755-82973805 Fax: +86-755-82973550 E-mail: sales@hoperf.com http://www.hoperf.com
57
Register 06h. Interrupt Enable 2
Bit D7 D6 D5 D4 D3 D2 D1 D0
Name enswdet enpreaval enpreainval enrssi enwut enlbd enchiprdy enpor
Type R R R R R/W R/W R/W R/W
Reset value = 00000011
Bit Name Function
7 enswdet Enable Sync Word Detected.
When mpreadet =1 the Preamble Detected Interrupt will be enabled.
6 enpreaval Enable Valid Preamble Detected.
When mpreadet =1 the Valid Preamble Detected Interrupt will be enabled.
5 enpreainval Enable Invalid Preamble Detected.
When mpreadet =1 the Invalid Preamble Detected Interrupt will be enabled.
4 enrssi Enable RSSI.
When set to 1 the RSSI Interrupt will be enabled.
3 enwut Enable Wake-Up Timer.
When set to 1 the Wake-Up Timer interrupt will be enabled.
2 enlbd Enable Low Battery Detect.
When set to 1 the Low Battery Detect interrupt will be enabled.
1 enchiprdy Enable Chip Ready (XTAL).
When set to 1 the Chip Ready interrupt will be enabled.
0 enpor Enable POR.
When set to 1 the POR interrupt will be enabled.
Register 07h. Operating Mode and Function Control 1
Bit D7 D6 D5 D4 D3 D2 D1 D0
Name swres enlbd enwt x32ksel txon rxon pllon xton
Type R/W R/W R/W R/W R/W R/W R/W R/W
Reset value = 00000001
Bit Name Function
7 swres Software Register Reset Bit.
This bit may be used to reset all registers simultaneously to a DEFAULT state, without the need
for sequentially writing to each individual register. The RESET is accomplished by setting swres
= 1. This bit will be automatically cleared.
6 enlbd Enable Low Battery Detect.
When this bit is set to 1 the Low Battery Detector circuit and threshold comparison will be
enabled.
5 enwt Enable Wake-Up-Timer.
Enabled when enwt = 1. If the Wake-up-Timer function is enabled it will operate in any mode and
notify the microcontroller through the GPIO interrupt when the timer expires.
4 x32ksel 32,768 kHz Crystal Oscillator Select.
0: RC oscillator
1: 32 kHz crystal
3 txon TX on in Manual Transmit Mode.
Automatically cleared in FIFO mode once the packet is sent. Transmission can be aborted during
packet transmission; however, when no data has been sent yet, transmission can only be
aborted after the device is programmed to “unmodulated carrier” ("Register 71h. Modulation
Mode Control 2").
2 rxon RX on in Manual Receiver Mode.
Automatically cleared if Multiple Packets config. is disabled and a valid packet received.
1 pllon TUNE Mode (PLL is ON).
When pllon = 1 the PLL will remain enabled in Idle State. This will for faster turn-around time at
the cost of increased current consumption in Idle State.
0 xton READY Mode (Xtal is ON).










