Manual

DS3170 DS3/E3 Single-Chip Transceiver
21 of 233
6.3 DS3/E3 Framed POS/NEG Mode
FRAME MODE FM[2:0]
DS3 C-bit Framed 000
DS3 M23 Framed 001
E3 G.751 Framed 010
E3 G.832 Framed 011
LIU MODE LM[2:0] TZSD & RZSD
TLEN
PORT.CR2
LIU Off, B3ZS or HDB3 000 0 1
LIU Off, AMI 000 1 1
Figure 6-3. DS3/E3 Framed POS/NEG Mode
TSOFO/TDEN
RLCLK
TPOS
TNEG
TLCLK
IEEE P1149.1
JTAG Test
Access Port
D[15:0]
A[8:1]
ALE
CS
RD/DS
WR/R/W
Serial or Parallel
uP Inteface
JTDO
JTCLK
JTMS
JTDI
JTRST
HDLC
FEAC
LLB
DLB
DS3 / E3
Transmit
Formatter
DS3 / E3
Receive
Framer
Trail
Trace
Buffer
ROH
ROHCLK
ROHSOF
TOH
TOHCLK
TOHSOF
RSER
RCLKO/RGCLK
RSOFO/RDEN
TAIS
TUA1
TOHEN
Clock Rate
Adapter
REFCLK
MODE
INT
GPIO[8:1]
WIDTH
RDY
TCLKO/TGCLK
PLB
ALB
UA1
GEN
RPOS
RNEG
RST
B3ZS/
HDB3
Encoder
B3ZS/
HDB3
Decoder
Serial Interface Mode:
SPI
A[0]/BSWAP
SPI
TCLKI
TSER
TSOFI
TX
BERT
RX
BERT
(SCLK, MOSI, and MISO)