Owner's manual

DS3131
153 of 174
Figure 11-11. 16-Bit Read Cycle
Motorola Mode (LIM = 1)
Arbitration Disabled (LARBE = 0)
Bus Transaction Time = Timed from LRDY
LRDYLRDY
LRDY (LRDY = 0000)
LCL
K
LA[19:0]
LD[7:0]
LD[15:8]
LR/
W
L
D
S
A
ddress Valid
L
BH
E
L
RD
Y
1234567 89
10
Note: The LRDY signal must be detected by the 9th LCLK or the bus access attempted by the host is unsuccessful and the LBE
status bit is set.