Manual

16
ATtiny26(L)
1477B–AVR–04/02
Figure 19. On-chip Data SRAM Access Cycles
System Clock Ø
WR
RD
Data
Data
Address
Address
T1 T2 T3 T4
Prev. Address
Read
Write