User guide

ManualsBrandsRainbow Electronics ManualsSensorsATmega162V

121

122

123

124

125

126

127

128

129

130

Table Of Contents

Features
Pin Configurations
- Disclaimer
Overview
- Block Diagram
- ATmega161 and ATmega162 Compatibility
  - ATmega161 Compatibility Mode
- Pin Descriptions
- About Code Examples
AVR CPU Core
- Introduction
- Architectural Overview
- ALU – Arithmetic Logic Unit
- Status Register
- General Purpose Register File
  - The X-register, Y-register, and Z-register
- Stack Pointer
- Instruction Execution Timing
- Reset and Interrupt Handling
  - Interrupt Response Time
AVR ATmega162 Memories
- In-System Reprogrammable Flash Program Memory
- SRAM Data Memory
  - Data Memory Access Times
- EEPROM Data Memory
- I/O Memory
- External Memory Interface
- XMEM Register Description
System Clock and Clock Options
- Clock Systems and their Distribution
- Clock Sources
- Default Clock Source
- Crystal Oscillator
- Low-frequency Crystal Oscillator
- Calibrated Internal RC Oscillator
  - Oscillator Calibration Register – OSCCAL
- External Clock
- Clock output buffer
- Timer/Counter Oscillator
- System Clock Prescaler
  - Clock Prescale Register – CLKPR
Power Management and Sleep Modes
- MCU Control Register – MCUCR
- MCU Control and Status Register – MCUCSR
- Extended MCU Control Register – EMCUCR
- Idle Mode
- Power-down Mode
- Power-save Mode
- Standby Mode
- Extended Standby Mode
- Minimizing Power Consumption
System Control and Reset
- Resetting the AVR
- Reset Sources
- Power-on Reset
- External Reset
- Brown-out Detection
- Watchdog Reset
- MCU Control and Status Register – MCUCSR
- Internal Voltage Reference
  - Voltage Reference Enable Signals and Start-up Time
- Watchdog Timer
  - Watchdog Timer Control Register – WDTCR
- Timed Sequences for Changing the Configuration of the Watchdog Timer
Interrupts
- Interrupt Vectors in ATmega162
  - Moving Interrupts Between Application and Boot Space
  - General Interrupt Control Register – GICR
I/O-Ports
- Introduction
- Ports as General Digital I/O
- Alternate Port Functions
- Register Description for I/O-Ports
External Interrupts
- MCU Control Register – MCUCR
- Extended MCU Control Register – EMCUCR
- General Interrupt Control Register – GICR
- General Interrupt Flag Register – GIFR
- Pin Change Mask Register 1 – PCMSK1
- Pin Change Mask Register 0 – PCMSK0
8-bit Timer/Counter0 with PWM
- Overview
  - Registers
  - Definitions
- Timer/Counter Clock Sources
- Counter Unit
- Output Compare Unit
- Compare Match Output Unit
  - Compare Output Mode and Waveform Generation
- Modes of Operation
- Timer/Counter Timing Diagrams
- 8-bit Timer/Counter Register Description
Timer/Counter0, Timer/Counter1, and Timer/Counter3 Prescalers
- Internal Clock Source
- Prescaler Reset
- External Clock Source
- Special Function IO Register – SFIOR
16-bit Timer/Counter (Timer/Counter1 and Timer/Counter3)
- Restriction in ATmega161 Compatibility Mode
- Overview
- Accessing 16-bit Registers
  - Reusing the Temporary High Byte Register
- Timer/Counter Clock Sources
- Counter Unit
- Input Capture Unit
- Output Compare Units
- Compare Match Output Unit
  - Compare Output Mode and Waveform Generation
- Modes of Operation
- Timer/Counter Timing Diagrams
- 16-bit Timer/Counter Register Description
8-bit Timer/Counter2 with PWM and Asynchronous operation
- Overview
  - Registers
  - Definitions
- Timer/Counter Clock Sources
- Counter Unit
- Output Compare Unit
- Compare Match Output Unit
  - Compare Output Mode and Waveform Generation
- Modes of Operation
- Timer/Counter Timing Diagrams
- 8-bit Timer/Counter Register Description
- Asynchronous operation of the Timer/Counter
- Timer/Counter Prescaler
  - Special Function IO Register – SFIOR
Serial Peripheral Interface – SPI
- SS Pin Functionality
- Data Modes
USART
- Dual USART
  - AVR USART vs. AVR UART – Compatibility
- Clock Generation
- Frame Formats
  - Parity Bit Calculation
- USART Initialization
- Data Transmission – The USART Transmitter
- Data Reception – The USART Receiver
- Asynchronous Data Reception
- Multi-processor Communication Mode
  - Using MPCM
- Accessing UBRRH/ UCSRC Registers
  - Write Access
  - Read Access
- USART Register Description
- Examples of Baud Rate Setting
Analog Comparator
- Analog Comparator Control and Status Register – ACSR
JTAG Interface and On-chip Debug System
- Features
- Overview
- Test Access Port – TAP
- TAP Controller
- Using the Boundary- scan Chain
- Using the On-chip Debug system
- On-chip debug specific JTAG instructions
- On-chip Debug Related Register in I/O Memory
  - On-chip Debug Register – OCDR
- Using the JTAG Programming Capabilities
- Bibliography
IEEE 1149.1 (JTAG) Boundary-scan
- Features
- System Overview
- Data Registers
- Boundary-scan Specific JTAG Instructions
- Boundary-scan Chain
- ATmega162 Boundary- scan Order
- Boundary-scan Description Language Files
Boot Loader Support – Read-While-Write Self-programming
- Features
- Application and Boot Loader Flash Sections
  - Application Section
  - BLS – Boot Loader Section
- Read-While-Write and No Read-While-Write Flash Sections
  - RWW – Read-While-Write Section
  - NRWW – No Read-While-Write Section
- Boot Loader Lock Bits
- Entering the Boot Loader Program
  - Store Program Memory Control Register – SPMCR
- Addressing the Flash During Self- programming
- Self-programming the Flash
Memory Programming
- Program And Data Memory Lock Bits
- Fuse Bits
  - Latching of Fuses
- Signature Bytes
- Calibration Byte
- Parallel Programming Parameters, Pin Mapping, and Commands
  - Signal Names
- Parallel Programming
- Serial Downloading
- SPI Serial Programming Pin Mapping
- Programming via the JTAG Interface
Electrical Characteristics
- Absolute Maximum Ratings*
- DC Characteristics
- External Clock Drive Waveforms
- External Clock Drive
- SPI Timing Characteristics
- External Data Memory Timing
ATmega162 Typical Characteristics
- Active Supply Current
- Idle Supply Current
- Power-down Supply Current
- Power-save Supply Current
- Standby Supply Current
- Pin Pull-up
- Pin Driver Strength
- Pin Thresholds and Hysteresis
- BOD Thresholds and Analog Comparator Offset
- Internal Oscillator Speed
- Current Consumption of Peripheral Units
- Current Consumption in Reset and Reset Pulsewidth
Register Summary
Instruction Set Summary
Ordering Information
Packaging Information
- 44A
- 40P6
- 44M1
Erratas
- ATmega162, all rev.
Datasheet Change Log for ATmega162
- Changes from Rev. 2513D-04/03 to Rev. 2513E-09/03
- Changes from Rev. 2513C-09/02 to Rev. 2513D-04/03
- Changes from Rev. 2513B-09/02 to Rev. 2513C-09/02
- Changes from Rev. 2513A-05/02 to Rev. 2513B-09/02
Table of Contents

128

ATmega162/V

2513E–AVR–09/03

Table 54 shows the COMnx1:0 bit functionality when the WGMn3:0 bits are set to the

fast PWM mode.

Note: 1. A special case occurs when OCRnA/OCRnB equals TOP and COMnA1/COMnB1 is

set. In this case the Compare Match is ignored, but the set or clear is done at TOP.

See “Fast PWM Mode” on page 119. for more details.

Table 55 shows the COMnx1:0 bit functionality when the WGMn3:0 bits are set to the

phase correct or the phase and frequency correct, PWM mode.

Note: 1. A special case occurs when OCRnA/OCRnB equals TOP and COMnA1/COMnB1 is

set. See “Phase Correct PWM Mode” on page 121. for more details.

• Bit 3 – FOCnA: Force Output Compare for channel A

• Bit 2 – FOCnB: Force Output Compare for channel B

The FOCnA/FOCnB bits are only active when the WGMn3:0 bits specifies a non-PWM

mode. However, for ensuring compatibility with future devices, these bits must be set to

zero when TCCRnA is written when operating in a PWM mode. When writing a logical

one to the FOCnA/FOCnB bit, an immediate Compare Match is forced on the Waveform

Generation unit. The OCnA/OCnB output is changed according to its COMnx1:0 bits

setting. Note that the FOCnA/FOCnB bits are implemented as strobes. Therefore it is

the value present in the COMnx1:0 bits that determine the effect of the forced compare.

A FOCnA/FOCnB strobe will not generate any interrupt nor will it clear the timer in Clear

Timer on Compare match (CTC) mode using OCRnA as TOP.

The FOCnA/FOCnB bits are always read as zero.

Table 54. Compare Output Mode, Fast PWM

(1)

COMnA1/

COMnB1

COMnA0/

COMnB0 Description

0 0 Normal port operation, OCnA/OCnB disconnected.

0 1 WGMn3:0 = 15: Toggle OCnA on Compare Match, OCnB

disconnected (normal port operation). For all other WGMn

settings, normal port operation, OCnA/OCnB disconnected.

1 0 Clear OCnA/OCnB on Compare Match, set OCnA/OCnB at TOP.

1 1 Set OCnA/OCnB on Compare Match, clear OCnA/OCnB at TOP.

Table 55. Compare Output Mode, Phase Correct and Phase and Frequency Correct

PWM

(1)

COMnA1/

COMnB1

COMnA0

COMnB0 Description

0 0 Normal port operation, OCnA/OCnB disconnected.

0 1 WGMn3:0 = 9 or 14: Toggle OCnA on Compare Match, OCnB

disconnected (normal port operation). For all other WGMn

settings, normal port operation, OCnA/OCnB disconnected.

1 0 Clear OCnA/OCnB on Compare Match when up-counting. Set

OCnA/OCnB on Compare Match when down-counting.

1 1 Set OCnA/OCnB on Compare Match when up-counting. Clear

OCnA/OCnB on Compare Match when down-counting.