Owner's manual

Timing Diagrams (Continued)
ADC12138 Hardware Power Up/Down
TL/H/12079–28
Note: Hardware power up/down may occur at any time. If PD is high while a conversion is in progress that conversion will be corrupted and erroneous data will be
stored in the output shift register.
ADC12138 Configuration ModificationÐExample of a Status Read
TL/H/12079–29
21