Specifications

Chipset and I/O Map
EPC-100 Hardware Reference A-10
If you are using the watchdog timer, it is required to write to this
register within the defined period of the timer to prevent generating
either an interrupt or a warm reset.